
Lecture 11: Caches (cont'd)

CS 105

March 4, 2020

Memory Hierarchy




Principle of Locality

Programs tend to use data and instructions with addresses near or equal to those they have used recently


Temporal locality:


 Recently referenced items are likely to be referenced again in the near future




Spatial locality:

 Items with nearby addresses tend to be referenced close together in time






How well does this take advantage of spacial locality? How well does this take advantage of temporal locality?



Exercise: 2-way Set Associative Cache

| Memory | | | | | | | |
|--------|----|--|--|--|--|--|--|
| 0x14 | 18 | | | | | | |
| 0x10 | 17 | | | | | | |
| 0x0c | 16 | | | | | | |
| 80x0 | 15 | | | | | | |
| 0x04 | 14 | | | | | | |
| 0x00 | 13 | | | | | | |

| Access | tag | idx | off | h/m |
|---------|-----|-----|-----|-----|
| rd 0x00 | | | | |
| rd 0x04 | | | | |
| rd 0x14 | | | | |
| rd 0x00 | | | | |
| rd 0x04 | | | | |
| rd 0x14 | | | | |
| rd 0x20 | | | | |



Assume 8 byte data blocks

| Set 0 | | | | | | | | Set 1 | | | | | | |
|--------|---|-------|---|----|-------|---|--------|-------|---|--------|-------|--|--|--|
| Line 0 | | | | Li | ne 1 | | Line 0 | | | Line 1 | | | | |
| 0 | 0 | 47 48 | 0 | 1 | 47 48 | 0 | 0 | 47 48 | 0 | 1 | 47 48 | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |

Eviction from the Cache

On a cache miss, a new block is loaded into the cache

- Direct-mapped cache: A valid block at the same location must be evicted—no choice
- Associative cache: If all blocks in the set are valid, one must be evicted
 - Random policy
 - FIFO
 - LIFO
 - Least-recently used; requires extra data in each set
 - Most-recently used; requires extra data in each set
 - Most-frequently used; requires extra data in each set

Caching Organization Summarized

- A cache consists of lines
- A line contains
 - A block of bytes, the data values from memory
 - A tag, indicating where in memory the values are from
 - A valid bit, indicating if the data are valid
- Lines are organized into sets
 - Direct-mapped cache: one line per set
 - k-way associative cache: k lines per set
 - Fully associative cache: all lines in one set


Categorizing Misses

- Compulsory: first-reference to a block
- Capacity: cache is too small to hold all of the data
- Conflict: collisions in a specific set

Average access time: hit-time + miss-rate * miss-penalty

Typical Intel Core i7 Hierarchy

Processor package



L1 d-cache and i-cache: 32 KB, 8-way, Access: 4 cycles

L2 unified cache: 256 KB, 8-way, Access: 10 cycles

L3 unified cache: 8 MB, 16-way, Access: 40-75 cycles

Block size: 64 bytes for

all caches.

Caching and Writes

- What to do on a write-hit?
 - Write-through: write immediately to memory
 - Write-back: defer write to memory until replacement of line
 - Need a dirty bit (line different from memory or not)
- What to do on a write-miss?
 - Write-allocate: load into cache, update line in cache
 - Good if more writes to the location follow
 - No-write-allocate: writes straight to memory, does not load into cache
- Typical
 - Write-through + No-write-allocate
 - Write-back + Write-allocate

Exercise: Write-through + No-write-allocate

Memory

| | • |
|------|----|
| 0x24 | 22 |
| 0x20 | 21 |
| 0x1c | 20 |
| 0x18 | 19 |
| 0x14 | 18 |
| 0x10 | 17 |

| Cache | | | | | | | | | | |
|--------|-----------|------------|--|--|--|--|--|--|--|--|
| | Valid Tag | Data Block | | | | | | | | |
| Line 0 | | | | | | | | | | |
| Line 1 | | | | | | | | | | |
| Line 2 | | | | | | | | | | |
| Line 3 | | | | | | | | | | |

Assume 4 byte data blocks

| Access | tag | idx | off | h/m |
|---------|-----|-----|-----|-----|
| rd 0x10 | | | | |
| wr 0x10 | | | | |
| wr 0x24 | | | | |
| rd 0x24 | | | | |
| rd 0x20 | | | | |

| Line 0 | | Line 1 | | | Line 2 | | | | W | | | |
|--------|---|--------|---|---|--------|---|---|----|---|---|----|--|
| 0 | 0 | 47 | 0 | 1 | 47 | 0 | 2 | 47 | 0 | 3 | 47 | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |

Exercise: Write-back + Write-allocate

Memory

| 0x24 | 22 |
|------|----|
| 0x20 | 21 |
| 0x1c | 20 |
| 0x18 | 19 |
| 0x14 | 18 |
| 0x10 | 17 |

| Cache | | | | | | | | | | |
|--------|-----------|------------|--|--|--|--|--|--|--|--|
| | Valid Tag | Data Block | | | | | | | | |
| Line 0 | | | | | | | | | | |
| Line 1 | | | | | | | | | | |
| Line 2 | | | | | | | | | | |
| Line 3 | | | | | | | | | | |

Assume 4 byte data blocks

| Access | tag | idx | off | h/m |
|---------|-----|-----|-----|-----|
| rd 0x10 | | | | |
| wr 0x10 | | | | |
| wr 0x24 | | | | |
| rd 0x24 | | | | |
| rd 0x20 | | | | |

| Line 0 | | Line 1 | | | | Line 2 | | | Line 3 | | | |
|--------|---|--------|---|---|----|--------|---|----|--------|---|----|--|
| 0 | 0 | 47 | 0 | 1 | 47 | 0 | 2 | 47 | 0 | 3 | 47 | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |