
A Pipelined Processor








For further reading: https://www.apple2history.org/history/ah13/

Image Credit: (left) https://
en.wikipedia.org/wiki/Apple_II
(right) https://
www.apple2history.org/history/ah13/

Outline

- Revisiting the pipelined processor
- Metrics for processor performance
- Ideal pipeline conditions



Adding Pipeline Registers

- By adding a state element to the data path, we can reduce our clock cycle time to the *minimum time between register files*
- To perform an instruction, it will now take multiple clock cycles to get through its execution
- If an instruction uses all pipeline stages, then it will take *longer* to execute than in the single stage processor
- Not all instructions use all pipeline stages!

Analyzing Pipeline Performance



- There are two ways to understand performance: latency and throughput
- Latency describes the time it takes for an operation to complete
- Throughput describes the amount of work completed per unit of time
























The Efficient PB&J Construction



Calculating PB&J Throughput



Chat with your neighbor(s)!

Suppose a pipeline has a depth of 12 and wants to perform 20 steps of execution. What is its throughput? How does the throughput change if it wants to perform 100 steps of execution?


Some Pipelining Observations

 There are several characteristics of the PB&J task that make it ideal for pipelining

Even distribution of latency across stages

We want to produce PB&J sandwiches in perpetuity

At each next unit of time, we can start the next sandwich





Speed-up Due to Pipelining


- Under ideal conditions, we can compute the potential speedup of transforming any task into a sequence of pipelined stages!
- Time Between Instructions_{pipelined} = Time Between Instructions_{non-pipelined} / Number of Pipeline Stages
- If our task has five stages, and there is zero time to coordinate our stages, then we should have a 5 times speedup!

Reality of the Pipelined Processor


- Cycle time is decided by the longest stage, shorter executing stages have down time at the end of the clock cycle
- Correctly executing programs should have a well-defined start and end
- Instructions may have dependencies between each other, so we may not always be able to start the next instruction








Wait Time Between Stages



Wait Time Between Stages



Takeaways

- Performance can be understood as latency and/or throughput both are important!
- Throughput describes the amount of work performed per unit of time (i.e., instructions per cycle)
- Pipelining can help improve throughput
- It is difficult to achieve ideal pipelines in practice