
More Assembly!

Check In 1 in class today and colloquium at HMC right after class (mask required)



Outline

- Revisiting Instruction Classes
- Interpreting "Immediates" in RISC-V instructions
- Check-In 1

Remember from last time...

- Opcodes dictate what instructions are used and how they should be interpreted
- Assembly instructions can generally be classified as one of...


Data Transfers


Computations


Control Logic

Data Transfers

- Moving data from memory to the register state or vice versa
- Data transfer clobbers previous state!







Computations

Integer in the raw instruction bytes

	x86	RISC-V (register- register)	RISC-V (register- immediate)		
arithmetic	add, sub,	add, sub,	addi,		
logical	and, or, xor	and, or, xor	andi, ori, xori		
shift	shl, shr, sar, sal	sll, srl, sra	slli, srli, srai		
comparison	cmp	slt[u]	slti[u]		

Why no subi?

In RISC-V, movw imm, dest is expressed as addi dest, x0, imm!

Case Study: Immediates in RISC-V

31	25	24	20	19	15	14	12	11	7	6	0	
	funct7	rs2		rs	s1	fun	ct3	r	d	ope	code	R-type
	imm[11]	:0]		rs	s1	fun	ct3	r	d	ope	code	I-type
	imm[11:5]	rs2		rs	s1	fun	ct3	imm	[4:0]	ope	code	S-type
i	mm[12 10:5]	rs2		rs	s1	fun	ct3	imm[4	4:1 11]	ope	code	B-type
	imm[31:12]					r	d	ope	code	U-type		
	${ m imm}[20 10{:}1 11 19{:}12]$						r	$^{ m d}$	ope	code	J-type	



Obliloololloll x3 add x7 I-type

Ob 111001011011 00011 000 00111 0010011

Negative?

Ob111001011011

Flip!

Ob000110100100

Add 1!

0b000110100101

Convert to binary!

Expand immediate to base 10!

addi x7, x3, -421

Case Study: Immediates in RISC-V

31	25	24	20	19	15	14 12	11	7	6	0	
	funct7	rs2	,	r	s1	funct3	r	d	opo	code	R-type
	imm[11:	0]		r	s1	funct3	r	d	opo	code	I-type
	imm[11:5]	rs2	, 1	r	s1	funct3	imm	[4:0]	оро	code	S-type
in	nm[12 10:5]	rs2		r	s1	funct3	imm[4	4:1 11]	opo	code	B-type
	imm[31:12]						r	d	opo	code	U-type
imm[20 10:1 11 19:12]						r	$^{\mathrm{d}}$	opo	code	J-type	

Convert to binary!

Expand immediate to base 10!

TODO: as a

class!

Control Logic

Jump to a contract of the if		x86	RISC-V (register- register)			
	unconditional	jmp	jal, jalr			
	Conditional	je, jne, js, jns,	beq, bne, blt,			

Control Logic

- Conditional jumps: if the condition is true, then go to the destination specified by the instruction
 - For RISC-V, this is the current PC + the immediate
 - For x86, this is the absolute address in the instruction
- Otherwise, go to the current PC + the size of the instruction
 - For RISC-V, this is PC + 4 (B-type instructions are 4 bytes long)
 - For x86, this is dependent on the instruction size

Takeaways

- High level language tokens can be described as "data transfers," "computations," or "control logic"
- The processor uses expected formats to interpret instruction bytes in the same way as the decoded opcode