



Admin

Assignment 4 due Monday at 11:59pm

Assignment 5 posted soon

due Friday March 11, at 5pm (before spring break!)

Academic Honesty: Thanks!











Instruction View 0000 : I/0 0002 : 9400 loa r1 r0 0004 : 9800 loa r2 r0 0006 : cc00 add r3 r0 r0 0008 : 7106 bge r0 r1 0010 000a : cf80 add r3 r3 r2 000c : f501 sbc r1 r1 1 000e : 61fa blt r0 r1 000a 0010 : 8300 sto r0 r3 0012 : 1000 hlt memory address binary representation of code How do we get this?











SML: Binary addition	
<pre>fun addAsListsBinary 0 [] _ = [] addAsListsBinary c [] _ = [C] l addAsListsBinary c xl] = addAsListsBinary c xl [0] l addAsListsBinary c [] yl = addAsListsBinary c [0] yl l addAsListsBinary c (X::xs) (y::ys) = let val total = c + x + y in</pre>	
<pre>if total >= 2 then (* check if there's a carry *) (total - 2)::addAsListsBinary 1 xs ys else total::addAsListsBinary 0 xs ys end;</pre>	









5















in1 in2 carry-in out carry-out	
in Lin 2 course	
carry-out 0 0 1 1 0	
out 0 1 0 1 0	
0 1 1 0 1	
1 0 0 1 0	
1 0 1 0 1	
1 1 0 0 1	
1 1 1 1 1	



A	В	A and B	A or B	not A		
0	0	0	0	1		
0	1	0	1	1		
1	0	0	1	0		
1	1	1	1	0		



Gates										
not ->>>-	xor									
and	nand									
or	nor									
Gates have inputs and outputs values are 0 or 1										
They are hardware con	nponents!									











Designing more interesting circuits													
A B A and B A or 8 not A A nand B A nor 8											A xor B		
					- 1	0	0	0	0	1	1	1	0
							1	0	1	1	1	0	1
1	in1	in2	in3	OUT		1	0	0	1	0	1	0	1
	0	0	0	0		1	1	1	1	0	0	0	0
	0	0	1	1									
	0	1	0	1									
	0	1	1	1									
	1	0	0	1									
	1	0	1	1									-
	1	1	0	1				not	-1/20	-		xor _	
	1	1	1							~		_	
۱I	1		1	1				and		_ر		nand 🗌	
Design a circuit for this or nor													





A B carry sum 0 0 0 0 0 1 0 1 1 0 0 1 1 1 1 0											
A B carry sum 0 0 0 0 0 0 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1											
A B carry sum 0 0 0 0 0 1 0 1 1 0 0 1 1 1 1 0											
0 0 0 0 0 0 1 0 1 1 1 0 0 1 1 1 1 1 0 1	A B carry	sum									
0 0 0 0 0 0 1 0 1 1 1 0 0 1 1 1 1 0											
1 0 0 1 1 1 1 0	0 1 0	1									
1 1 1 0	1 0 0	1									
	1 1 1	0									

A half-adder: no carry-in											
				A	в	A and B					
				0	0	0	0	1	1	1	0
				0	1	0	1	1	1	0	1
				1 0 0 1 0 1 0						0	1
				1 1 1 1 0 0 0							0
	•	carry	sum	Hint: solve each output bit independently							
0	0	0	0								
0	1	0	1								
1	0	0	1								
1	1	1	0								
						not	->>	-		xor	\rightarrow
Desi	gn a	circuit	for this			and	_)-		nand	_ -
						or	Ţ	\succ		nor _	\supset















13











V bit

V: if there was "signed overflow": the result cannot be represented with the number of bits we're using

- Adding two positive numbers (too big positive)
- Subtracting a negative number from a positive number (too big positive)
- Adding two negative numbers (too big negative)
- Subtracting a positive number from a negative number (too big negative)









